



1/15

FIG. 1





FIG. 2






FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10





- ☐ Half-cycle clock gates
- ☐ Full-cycle clock gates




FIG. 12






FIG. 13



# FIG. 14

## COMMON SET FINDING



## FIG. 15

## NETLIST GATING




FIG. 16

## FORCED GATING




FIG. 17

